

ANDREA VICI

Personal Informations

Born in Rome, Italy, 30 May 1992

E-mail ndr.vici@gmail.com

Skype [andrea_vici](#)

Work Experience

Mar – Sept 2018 LFOUNDRY A SMIC COMPANY — Avezzano (Aq)

*Internship for
Master's degree
thesis*

Thesis: Study of peripheral MOSFET gate oxides traps in Back-Side Illuminated CMOS Image Sensors

Electrical characterization of interface and near-interface traps in Si/SiO₂ systems for Back-Side Illuminated CMOS Image sensors (technological node 110 nm).

Reference: Felice Russo · felice.russo@lfoundry.com

Mar – Sept 2015 GELATORINO — London (UK)

Ice Cream maker

Sales assistant

Education

2015-2018 SAPIENZA UNIVERSITY OF ROME

*MSc in
Nanotechnology
Engineering*

Mark: 110/110 cum laude

Curriculum: *Electronics and Photonics*

Thesis: Study of peripheral MOSFET gate oxides traps in Back-Side Illuminated CMOS Image Sensors

Description: a systematic characterization of the traps in the Gate Stacks of CMOS Image Sensors using Charge Pumping (CP) and Low Frequency Noise (LFN) techniques has shown that donor-like border traps are responsible for the limited lifetime in the Back-Side Illuminated (BSI) configuration respect to the Front-Side Illuminated (FSI) one of the same technological node (110=nm)

Advisors: Prof. Fernanda Irrera, Dr. Felice Russo & Eng. Nicola Lovisi

2011-2015 SAPIENZA UNIVERSITY OF ROME

*BSc in Clinical
Engineering*

Mark: 109/110

Thesis: Optimization of the geometry of a thin film heater for Lab-On-Chip applications

Description: design of a Cr/Al/Cr thin film heater through AutoCAD and Comsol Multiphysics® and its realization in the dedicated laboratory of the *Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET)* using photo-lithographic, etching and physical vapor deposition techniques

Advisor: Prof. Domenico Caputo

2006-2011 LICEO SCIENTIFICO AUGUSTO RIGHI — Rome

*High School
Diploma*

Rank: 87/100

Scientific High School

Bilingual section (French/English)

Publications

2018

64th International
Electron Devices
Meeting

Title: *Through-silicon-trench in back-side-illuminated CMOS image sensors for the improvement of gate oxide long term performance*
Authors: A. VICI, F. RUSSO, N. LOVISI, L. LATESSA, A. MARCHIONI, A. CASELLA, F. IRRERA
Accepted for oral presentation at the 2018 International Electron Devices Meeting (IEDM) in San Francisco, USA

Laboratory Skills

Characterization techniques: *I-V measurements, C-V measurements, Charge Pumping, Spectroscopic Charge Pumping, Multi Frequency Charge Pumping, Negative Bias Temperature Instabilities, Flicker Noise, Random Telegraph Noise, Time Dependent Defect Spectroscopy*
Semiconductor characterization hardware tools: *Agilent B1500A Semiconductor Device Parameter, Keysight E4727A Advanced Low-Frequency Noise Analyzer, Pulse generators, Oscilloscopes, Probe stations*
Semiconductor characterization soft tools: *Synopsys Sentaurus TCAD, Comsol Multiphysics[®], Boise State Band Diagram program*

Computer Skills

L^AT_EX, OpenOffice, Linux, Microsoft Windows, Labview, Matlab, AutoCAD

Other Informations

Driving Licenses


Category B and A3

Languages

ITALIAN · Mother tongue
ENGLISH · Intermediate (conversationally fluent)
FRENCH · Intermediate (conversationally fluent)

Rome, 15/02/2018

Signature



In compliance with the Italian legislative Decree no. 196 dated 30/06/2003, I hereby authorize you to use and process my personal details contained in this document