

PERSONAL INFORMATION

Riccardo Della Sala

WORK EXPERIENCE

Since March 2025 Contract Professor of "Elettronica Digitale"

"La Sapienza" University of Rome, Course in Information and Communication Technology (ICT)
Since March 2025 – Teaching assignment (Elettronica Digitale, SSD IINF-01/A) at Sapienza University of Rome, Bachelor Degree in Information Engineering (Latina campus), under call IITO 3/2024, provision no. 439/2024.

Since March 2024 Part-Time Digital and Analog Designer

Radio Analog Micro Electronics SRL

As an external part-time collaborator with Radio Analog Micro Electronics SRL, I am involved in both digital and analog design activities including digital filtering, FPGA design, and micro-controller development. I have also been involved in several space-related design projects, focusing on components used for power supply and board control.

March 2022-September 2022 Part-Time Analog Designer

Radio Analog Micro Electronics SRL

As an external part-time collaborator with Radio Analog Micro Electronics SRL, I served as a consultant for ams OSRAM and Silicon Labs, supporting the development and design of analog circuits. My main responsibilities included designing operational transconductance amplifiers and comparators within the Cadence environment.

ACADEMIC APPOINTMENTS

1th November 2024 - 1th
November 2025

Research fellow at the Department of Information Engineering, Electronics and Telecommunications of Sapienza University of Rome

1th November 2023 - 1th
November 2024

Research fellow at the Department of Information Engineering, Electronics and Telecommunications of Sapienza University of Rome

TEACHING EXPERIENCE

26th September - 4th October 2024

"Ultra Low Voltage and Ultra Low Power Circuits for Biomedical and IoT Applications" Course

I was Professor of the course "Ultra Low Voltage and Ultra Low Power Circuits for Biomedical and IoT Applications", held from September 26, 2024, to October 4, 2024, for a total of 15 teaching hours (equivalent to 5 ECTS credits, in accordance with the internal regulations of the PhD program in Science and Technology for Electronic and Telecommunication Engineering – STIET) at the Department of Naval, Electrical, Electronic and Telecommunications Engineering (DITEN) of the University of Genoa (UniGe).

25th September - 4th October 2024 **"Physical Unclonable Functions and True Random Number Generators for Hardware Security and Cryptography" Course**

I was the instructor of the PhD-level course "Physical Unclonable Functions and True Random Number Generators for Hardware Security and Cryptography", held from September 25, 2024, to October 4, 2024, for a total of 12 teaching hours (equivalent to 4 ECTS credits, in accordance with the internal regulations of the PhD program in "Science and Technology for Electronic and Telecommunication Engineering" – STIET) at the Department of Naval, Electrical, Electronic and Telecommunications Engineering (DITEN) of the University of Genoa (UniGe).

Second Semester of the Academic Year 2024/2025 **"Digital Electronic" Course**

I was the professor of the course "Digital Electronics", Scientific-Disciplinary Sector IINF-01/A (formerly ING-INF/01), for a total of 6 ECTS credits (in accordance with Sapienza's regulations), delivered during the second semester of the 2024/2025 academic year within the single-cycle Master's Degree Program in Information Engineering (Latina campus). The teaching assignment was identified by code 6 and announced by the Department of Computer, Control, and Management Engineering "A. Ruberti" under provision no. 439/2024, published on December 23, 2024, on the University's website, as part of call IITO 3/2024.

EDUCATION AND TRAINING

Since 13th March 2025 **National Scientific qualification as associate professor in the Italian higher education system, in the call 2023/2025 (Ministerial Decree n. 1796/2023) for the disciplinary field of 09/E3 - Electronics.**

ENG: National Scientific qualification as associate professor in the Italian higher education system, in the call 2023/2025 (Ministerial Decree n. 1796/2023) for the disciplinary field of 09/E3 - Electronics. (Academic Recruitment Field 09/E - Electrical and electronic engineering and measurements, according to the national classification). ITA: Abilitazione Scientifica Nazionale alle funzioni di professore universitario di seconda fascia nel Settore Concorsuale 09/E3 - ELETTRONICA, conseguita all'esito delle procedure bandite con Decreto Direttoriale n. DD 1796/2023.

Since November 2023 **Postdoctoral Research Fellow**

"La Sapienza" University of Rome, Course in Information and Communication Technology (ICT)

My research centers on the design and development of cryptographic primitives tailored for hardware cryptography, including True Random Number Generators and Physical Unclonable Functions. Additionally, in the context of analog and digital design for biomedical applications, I specialize in designing ultra-low voltage and ultra-low power building blocks (OTAs, Filters, ADCs, and Comparators) for resource-constrained devices. This involves utilizing digital standard cells or inverter-based topologies.

2020 – 2023 **PhD in Electronic Engineering: Summa Cum Laude**

"La Sapienza" University of Rome, Course in Information and Communication Technology (ICT)

My PhD research was mainly focused on ultra-lightweight Cryptographic primitives, such as True Random Number Generators and Physical Unclonable Functions, for Resource Constrained Device such as FPGA and ASIC. Furthermore, in the context of analog design, I'm focused on Ultra Low Voltage and Ultra Low Power architectures for IoT interfaces, such as OTAs, Filters, LNAs, Comparators and Sense Amplifiers.

2019-2020 **Master's degree in Electronic Engineering: Summa Cum Laude**

"La Sapienza" University of Rome, Course in Information and Communication Technology (ICT)

My Master's degree thesis was focused on Physical Unclonable Function, both from an analog and a digital perspective. In the context of the analog design, I was focused on Regulated Cascode Current Mirrors, deepening in highly robust interface with respect to PVT variations. With respect to digital design on FPGA, I get into detail of Ultra Compact and Lightweight architectures, focusing on the Xilinx's FPGA.

2017-2018 Bachelor's Degree in Electronic Engineering: Summa Cum Laude

"La Sapienza" University of Rome, Course in Information and Communication Technology (ICT)

My Bachelor's degree thesis was focused on 6th order Butterworth filter for Neural Recording Applications, the project of the filter was also published in [1].

FUNDING INFORMATION

2021 Investigator in Progetto Ateneo 2021, Progetto di circuiti integrati CMOS a bassissima tensione di alimentazione e a bassissimo consumo di potenza per sistemi biomedicali "impiantati" con particolare riferimento all'elaborazione dei segnali neurali e alla neuro-robotica.

"La Sapienza" University of Rome, Course in Information and Communication Technology (ICT)

Program The project aims to develop ultra-low-voltage CMOS integrated circuits with minimal power consumption, specifically designed for implantable biomedical applications. The primary goal is the efficient real-time processing of neural signals. Particular emphasis is placed on integration within neuro-robotic systems for advanced neural control and stimulation.

Grant Value 13000€

2023 Principal Investigator in Progetto di avvio alla ricerca 2023, Sviluppo di blocchi funzionali a bassissimo consumo per applicazioni biomedicali

"La Sapienza" University of Rome, Course in Information and Communication Technology (ICT)

Program The project focused on the development of ultra-low-power circuit blocks for biomedical devices, with particular emphasis on comparators and transconductance operational amplifiers. The goal was to optimize performance in terms of power consumption and silicon area. The proposed solutions are intended for use in implantable systems for monitoring and processing bioelectrical signals.

Grant Value 2332€

2024 Investigator in Progetto Ateneo 2024, Design of low-power CMOS integrated circuits with minimized area footprint for multi-channel closed-loop neural-recording and stimulation systems in the context of Adaptive Deep brain stimulation.

"La Sapienza" University of Rome, Course in Information and Communication Technology (ICT)

Program The project focuses on the design of low-power, compact CMOS integrated circuits intended for multi-channel systems for neural recording and stimulation in closed-loop configurations. The work centers on the efficient integration of architectures for Adaptive Deep Brain Stimulation (aDBS). The objective is to enhance the accuracy and responsiveness of real-time stimulation while minimizing power consumption and silicon area.

Grant Value 9780€

2023 Investigator in Progetto Ateneo 2023, Development and design of re-configurable entropy sources to be used as unified PUF-TRNG primitives for lightweight Hardware Cryptography in IoT applications.

"La Sapienza" University of Rome, Course in Information and Communication Technology (ICT)

| | |
|-------------|--|
| Program | The project involves the development and design of reconfigurable entropy sources, used as unified PUF-TRNG primitives for lightweight hardware cryptography in IoT applications. The activity focuses on optimizing the reliability and variability of entropy responses. The goal is to ensure secure, low-cost, and low-power solutions for resource-constrained devices. |
| Grant Value | 9180€ |

RESEARCH ACTIVITIES

Physical Unclonable Functions

Physical Unclonable Functions (PUFs) are unique, non-replicable physical functions that exploit intrinsic manufacturing process variations in circuits to generate unique digital responses to specific input stimuli (challenges). These responses are unpredictable and nearly impossible to clone, even by an attacker with physical access to the device. PUFs are employed in cryptographic applications for hardware authentication, secret key generation, and the protection of communication protocols.

Research in this field focuses on the design of the physical entropy source—that is, the circuit mechanism responsible for generating the PUF's unique behavior. Due to its inherent nature, each circuit exhibits a non-reproducible digital fingerprint that can be reliably reproduced upon each challenge while remaining hidden when inactive. This makes PUFs particularly well-suited for cryptographic key protection, as the key is never explicitly stored in the system but is instead generated on demand, thereby reducing the attack surface.

Depending on the PUF type (e.g., arbiter PUF, ring oscillator PUF, SRAM PUF), the architecture can be efficiently integrated into both FPGA and ASIC platforms, offering a scalable and secure solution for embedded systems and devices with strict constraints in terms of area, power consumption, and reliability.

True Random Number Generators

True Random Number Generators (TRNGs) are generators of random numbers that leverage inherently unpredictable physical phenomena—such as thermal noise, shot noise, or device mismatch—to produce non-deterministic binary sequences. These sequences are essential in various hardware security domains, including authentication protocols, cryptographic key generation, and anti-counterfeiting mechanisms.

Research in this area primarily focuses on the design and characterization of the entropy source, which is the block responsible for generating unpredictability at the physical level. The main challenge lies in ensuring that the source produces high-entropy data that is consistently unpredictable and resilient to external interference or tampering.

The circuit implementation is typically complemented by an excitation and sampling system, which converts the analog behavior of the entropy source into a digital sequence of random bits. Depending on the nature of the entropy source used (e.g., metastable oscillators, ring oscillator jitter, amplified thermal noise), TRNGs can be implemented on both ASIC and FPGA platforms, offering scalability, integrability, and adaptability to a wide range of application contexts and required security levels.

Hardware Cryptography

Research in hardware cryptography focuses on analyzing and protecting against physical vulnerabilities associated with the practical implementation of cryptographic protocols and block ciphers. Unlike theoretical cryptography, which studies the mathematical robustness of algorithms, this field concentrates on how these algorithms are actually realized at the circuit level, with particular attention to the potential leakage of sensitive information through side-channel attacks, glitching, or fault injection attacks.

The objective is to identify and mitigate these physical weaknesses through the integration of reliable entropy sources and dedicated hardware blocks aimed at ensuring physical security and resilience, such as True Random Number Generators (TRNGs) and Physical Unclonable Functions (PUFs). These elements are designed to enhance the robustness of hardware implementations of cryptographic primitives, providing an additional layer of security against attacks not addressed in abstract threat models.

Ultra Low Voltage ed Ultra Low Power

The continuous miniaturization of CMOS technology, coupled with the growing proliferation of applications requiring extremely low power consumption—such as Internet of Things (IoT) nodes, biomedical devices, and wearable systems—has driven the development of compact circuits operating at ultra-low supply voltages (Ultra Low Voltage, ULV).

To achieve ultra-low power (ULP) operation, it is essential to employ specialized biasing techniques for MOS devices, such as deep-subthreshold operation, in order to minimize energy consumption and enable the use of extremely low supply voltages. However, operating at such low voltages ($\leq 0.3V$) requires dedicated design approaches.

Currently, the most widespread solutions rely on using the body terminal as an input (body-driven technique) and adopting inverter-based design methodologies.

Operational Transconductance Amplifiers

The design of Operational Transconductance Amplifiers (OTAs) for Ultra Low Voltage (ULV) and Ultra Low Power (ULP) systems represents one of the most complex and advanced challenges in modern analog electronics. This task requires a careful balance between power consumption, dynamic performance, and robustness against variations in process, voltage, and temperature (PVT).

Research in this field primarily focuses on innovative biasing techniques and circuit architectures optimized to operate with supply voltages as low as 0.3 V, while still delivering solid performance when driving capacitive loads typical of biomedical applications and sensors (typically in the range of 1 pF to 200 pF).

Among the proposed solutions, body-driven topologies with gate biasing—often based on CMOS inverter structures—have attracted particular interest. These configurations offer a favorable trade-off between energy efficiency and operational robustness, proving capable of maintaining stable performance even under significant environmental or technological variations, all while minimizing power consumption.

Comparators

The design of comparators for Ultra Low Voltage (ULV) and Ultra Low Power (ULP) systems is a key research area in modern analog electronics, with applications in biomedical devices, smart sensors, and IoT nodes. The goal is to achieve high sensitivity and speed performance while maintaining extremely low power consumption, even at supply voltages below 0.3 V.

The most advanced solutions rely on modified StrongARM architectures, body-driven techniques, and synthesizable digital implementations using standard logic cells. These approaches help reduce device stacking, improve robustness against PVT variations, and simplify integration within digital design flows.

Research focuses on optimizing the trade-off between offset, power consumption, area, and input common-mode range (ICMR), making the comparator a critical component in ULV/ULP systems. In this context, the investigation has explored both body-driven designs and standard-cell-based approaches.

SUMMARY OF SCIENTIFIC ACHIEVEMENTS

As of May 19th, 2025, according to the Scopus database, I have 47 publications with a total of 545 citations and an h-index of 16.

- papers : 55 (Scopus Database, October 6th, 2025)
- journals : 33 (Scopus Database, October 6th, 2025)
- conferences : 22 (Scopus Database, October 6th, 2025)
- total citations : 680 (Scopus Database, October 6th, 2025)
- Hirish (H) index : 18 (Scopus Database, October 6th, 2025)

PERSONAL SKILLS

Mother tongue Italian

| Other languages | UNDERSTANDING | | SPEAKING | | WRITING |
|-----------------|---------------|---------|--------------------|-------------------|---------|
| | Listening | Reading | Spoken interaction | Spoken production | |
| English | C1 | C1 | C1 | C1 | C1 |

Levels: A1 and A2: Basic user – B1 and B2: Independent user – C1 and C2: Proficient user

[Common European Framework of Reference for Languages](#)

Communication skills Excellent communication and interpersonal skills including respect, empathy and clarity acquired through years of private teaching of Physics, Mathematics, Electronics and Computer Science for University and High School students.

Organisational / managerial skills Good organizational and management skills acquired through years of sport accompanied by school studies and classical music. Determination, dynamism and resilience acquired through years of individual sports at a competitive level such as men's artistic gymnastics and modern pentathlon. Team spirit, adaptability and flexibility acquired through years of volleyball at a competitive level, playing up to the Serie D championships.

Job-related skills

- In-depth knowledge of Linux and Linux based operating systems including Ubuntu, Fedora, Red Hat, Arch-Linux, Debian, Chrome OS;
- Good knowledge of office programs such as Microsoft Office suites, OpenOffice, Libre Office;
- Excellent knowledge of LaTeX;
- Excellent knowledge of software tools for the design and analysis of electronic circuits such as the Orcad suite, Cadence, Modelsim, Vivado, Xilinx-ISE;
- Excellent programming skills with C, C ++, Bash, Python, TCL, Verilog, VHDL.

Research Awards and Recognitions

- In 2025 I was ranked among the top 2% of scientists worldwide, according to the list by Stanford University and Elsevier, more information about my current rank can be found here.
- The paper [5] entitled “0.3 V, Rail-to-Rail, Ultralow-Power, Non-Tailed, Body-Driven, Sub-Threshold Amplifier” has been selected among the top 20 cited papers in 2021 in the Section “Energy Science and Technology” of MDPI, link to the news: <https://www.mdpi.com/about/announcements/5235>.
- The paper [3] entitled “A 0.3 V, Rail-to-Rail, Ultralow-Power, Non-Tailed, Body-Driven, Sub-Threshold Amplifier” has resulted among the highly cited papers in Section “Energy Science and Technology” of Applied Sciences MDPI.
- The paper [23] won the gold leaf certificate (certificate for the top 10% papers) at the 18th International Conference on PhD Research in Microelectronics and Electronics (PRIME)

REFERENCES

- [1] **Riccardo Della Sala**, Pietro Monsurrò, Giuseppe Scotti, and Alessandro Trifiletti. “Area-Efficient Low-Power Bandpass Gm-C Filter for Epileptic Seizure Detection in 130nm CMOS”. In: *2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)*. IEEE, Nov. 2019, pp. 298–301. URL: <https://ieeexplore.ieee.org/abstract/document/8964753>.
- [2] Davide Bellizia, **Riccardo Della Sala**, and Giuseppe Scotti. “SC-DDPL as a Countermeasure against Static Power Side-Channel Attacks”. In: *Cryptography* 5.3 (June 2021), p. 16. URL: <https://www.mdpi.com/2410-387X/5/3/16>.
- [3] Francesco Centurelli, **Riccardo Della Sala**, Pietro Monsurrò, Giuseppe Scotti, and Alessandro Trifiletti. “A 0.3 V Rail-to-Rail Ultra-Low-Power OTA with Improved Bandwidth and Slew Rate”. In: *Journal of Low Power Electronics and Applications* 11.2 (Apr. 2021), p. 19. URL: <https://www.mdpi.com/2079-9268/11/2/19>.
- [4] Francesco Centurelli, **Riccardo Della Sala**, Pietro Monsurrò, Giuseppe Scotti, and Alessandro Trifiletti. “A Novel OTA Architecture Exploiting Current Gain Stages to Boost Bandwidth and Slew-Rate”. In: *Electronics* 10.14 (July 2021), p. 1638. URL: <https://www.mdpi.com/2079-9292/10/14/1638>.
- [5] Francesco Centurelli, **Riccardo Della Sala**, Giuseppe Scotti, and Alessandro Trifiletti. “A 0.3 V, Rail-to-Rail, Ultralow-Power, Non-Tailed, Body-Driven, Sub-Threshold Amplifier”. In: *Applied Sciences* 11.6 (Mar. 2021), p. 2528. URL: <https://www.mdpi.com/2076-3417/11/6/2528>.
- [6] **Riccardo Della Sala**, Davide Bellizia, and Giuseppe Scotti. “A Novel Ultra-Compact FPGA PUF: The DD-PUF”. In: *Cryptography* 5.3 (Sept. 2021), p. 23. URL: <https://www.mdpi.com/2410-387X/5/3/23>.

- [7] **Riccardo Della Sala**, Davide Bellizia, and Giuseppe Scotti. “A Novel Ultra-Compact FPGA-Compatible TRNG Architecture Exploiting Latched Ring Oscillators”. In: *IEEE Transactions on Circuits and Systems II: Express Briefs* 69.3 (Oct. 2021), pp. 1672–1676. URL: <https://ieeexplore.ieee.org/abstract/document/9581292>.
- [8] Francesco Centurelli, **Riccardo Della Sala**, Pietro Monsurrò, Giuseppe Scotti, and Alessandro Trifiletti. “A Tree-Based Architecture for High-Performance Ultra-Low-Voltage Amplifiers”. In: *Journal of Low Power Electronics and Applications* 12.1 (Feb. 2022), p. 12. URL: <https://www.mdpi.com/2079-9268/12/1/12>.
- [9] Francesco Centurelli, **Riccardo Della Sala**, Pietro Monsurrò, Pasquale Tommasino, and Alessandro Trifiletti. “An Ultra-Low-Voltage class-AB OTA exploiting local CMFB and Body-to-Gate interface”. In: *AEU - International Journal of Electronics and Communications* 145 (Feb. 2022), p. 154081. URL: <https://www.sciencedirect.com/science/article/pii/S1434841121004787>.
- [10] Francesco Centurelli, **Riccardo Della Sala**, and Giuseppe Scotti. “A Standard-Cell-Based CMFB for Fully Synthesizable OTAs”. In: *Journal of Low Power Electronics and Applications* 12.2 (May 2022), p. 27. URL: <https://www.mdpi.com/2079-9268/12/2/27>.
- [11] **Riccardo Della Sala**, Davide Bellizia, and Giuseppe Scotti. “A Lightweight FPGA Compatible Weak-PUF Primitive Based on XOR Gates”. In: *IEEE Transactions on Circuits and Systems II: Express Briefs* 69.6 (Mar. 2022), pp. 2972–2976. URL: <https://ieeexplore.ieee.org/abstract/document/9728744>.
- [12] **Riccardo Della Sala**, Davide Bellizia, and Giuseppe Scotti. “High-Throughput FPGA-Compatible TRNG Architecture Exploiting Multistimuli Metastable Cells”. In: *IEEE Transactions on Circuits and Systems I: Regular Papers* 69.12 (Aug. 2022), pp. 4886–4897. URL: <https://ieeexplore.ieee.org/abstract/document/9868141>.
- [13] **Riccardo Della Sala**, Francesco Centurelli, Pietro Monsurrò, and Giuseppe Scotti. “High-efficiency 0.3V OTA in CMOS 130nm technology using current mirrors with gain”. In: *2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)*. IEEE, June 2022, pp. 69–72. URL: <https://ieeexplore.ieee.org/abstract/document/9816823>.
- [14] **Riccardo Della Sala**, Francesco Centurelli, Pietro Monsurrò, and Giuseppe Scotti. “Sub- μ W Front-End Low Noise Amplifier for Neural Recording Applications”. In: *2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)*. IEEE, June 2022, pp. 305–308. URL: <https://ieeexplore.ieee.org/abstract/document/9816833>.
- [15] **Riccardo Della Sala**, Francesco Centurelli, Pietro Monsurrò, Giuseppe Scotti, and Alessandro Trifiletti. “A body-driven rail-to-rail 0.3 V operational transconductance amplifier exploiting current gain stages”. In: *International Journal of Circuit Theory and Applications* n/a.n/a (Dec. 2022). URL: <https://doi.org/10.1002/cta.3520>.
- [16] **Riccardo Della Sala**, Francesco Centurelli, and Giuseppe Scotti. “A Novel Differential to Single-Ended Converter for Ultra-Low-Voltage Inverter-Based OTAs”. In: *IEEE Access* 10 (Sept. 2022), pp. 98179–98190. URL: <https://ieeexplore.ieee.org/abstract/document/9889717>.
- [17] **Riccardo Della Sala**, Francesco Centurelli, and Giuseppe Scotti. “Enabling ULV Fully Synthesizable Analog Circuits: The BA Cell, a Standard-Cell-Based Building Block for Analog Design”. In: *IEEE Transactions on Circuits and Systems II: Express Briefs* 69.12 (Aug. 2022), pp. 4689–4693. URL: <https://ieeexplore.ieee.org/abstract/document/9858088>.
- [18] **Riccardo Della Sala**, Francesco Centurelli, Giuseppe Scotti, Pasquale Tommasino, and Alessandro Trifiletti. “A Differential-to-Single-Ended Converter Based on Enhanced Body-Driven Current Mirrors Targeting Ultra-Low-Voltage OTAs”. In: *Electronics* 11.23 (Nov. 2022), p. 3838. URL: <https://www.mdpi.com/2079-9292/11/23/3838>.
- [19] **Riccardo Della Sala** and Giuseppe Scotti. “The DD-Cell: a Double Side Entropic Source exploitable as PUF and TRNG”. In: *2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)*. IEEE, June 2022, pp. 353–356. URL: <https://ieeexplore.ieee.org/abstract/document/9816824>.
- [20] Cristian Bocciarelli, Francesco Centurelli, **Riccardo Della Sala**, Valerio Spinogatti, and Alessandro Trifiletti. “A 2.5 GHz, 0.6 V Body Driven Dynamic Comparator Exploiting Charge Pump Based Dynamic Biasing”. In: *2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)*. IEEE, 2023, pp. 18–21. URL: <https://ieeexplore.ieee.org/abstract/document/10161910>.
- [21] **Riccardo Della Sala**, Davide Bellizia, Francesco Centurelli, and Giuseppe Scotti. “A Monostable Physically Unclonable Function Based on Improved RCCMs with 0–1.56% Native Bit Instability at 0.6–1.2 V and 0–75 °C”. In: *Electronics* 12.3 (Feb. 2023), p. 755. URL: <https://www.mdpi.com/2079-9292/12/3/755>.
- [22] **Riccardo Della Sala**, Davide Bellizia, Francesco Centurelli, Giuseppe Scotti, and Alessandro Trifiletti. “An Ultra Low Voltage Physical Unclonable Function Exploiting Body-Driven”. In: *Proceedings of SIE 2023*. Cham, Switzerland: Springer, Nov. 2023, pp. 36–42.

- [23] **Riccardo Della Sala**, Cristian Bocciarelli, Francesco Centurelli, Valerio Spinogatti, and Alessandro Trifiletti. “A Novel Ultra-Low Voltage Fully Synthesizable Comparator exploiting NAND Gates”. In: *2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)*. IEEE, 2023, pp. 18–21.
- [24] **Riccardo Della Sala**, Francesco Centurelli, Pietro Monsurrò, Giuseppe Scotti, and Alessandro Trifiletti. “A 0.3 V Three-Stage Body-Driven OTA”. In: *Proceedings of SIE 2022*. Cham, Switzerland: Springer, Feb. 2023, pp. 21–26. URL: https://link.springer.com/chapter/10.1007/978-3-031-26066-7_4.
- [25] **Riccardo Della Sala**, Francesco Centurelli, Pietro Monsurrò, Giuseppe Scotti, and Alessandro Trifiletti. “A 0.3V Rail-to-Rail Three-Stage OTA With High DC Gain and Improved Robustness to PVT Variations”. In: *IEEE Access* 11 (Feb. 2023), pp. 19635–19644. URL: <https://ieeexplore.ieee.org/abstract/document/10050798>.
- [26] **Riccardo Della Sala**, Francesco Centurelli, and Giuseppe Scotti. “A High Performance 0.3 V Standard-Cell-Based OTA Suitable for Automatic Layout Flow”. In: *Applied Sciences* 13.9 (Apr. 2023), p. 5517. URL: <https://www.mdpi.com/2076-3417/13/9/5517>.
- [27] **Riccardo Della Sala**, Francesco Centurelli, Giuseppe Scotti, and Gaetano Palumbo. “Standard-Cell-Based Comparators for Ultra-Low Voltage Applications: Analysis and Comparisons”. In: *Chips* 2.3 (Aug. 2023), pp. 173–194. URL: <https://www.mdpi.com/2674-0729/2/3/11>.
- [28] **Riccardo Della Sala** and Giuseppe Scotti. “A Novel FPGA Implementation of the NAND-PUF with Minimal Resource Usage and High Reliability”. In: *Cryptography* 7.2 (Apr. 2023), p. 18. URL: <https://www.mdpi.com/2410-387X/7/2/18>.
- [29] **Riccardo Della Sala** and Giuseppe Scotti. “Exploiting the DD-Cell as an Ultra-Compact Entropy Source for an FPGA-Based Re-Configurable PUF-TRNG Architecture”. In: *IEEE Access* 11 (Aug. 2023), pp. 86178–86195. URL: <https://ieeexplore.ieee.org/abstract/document/10216294>.
- [30] **Riccardo Della Sala**, Valerio Spinogatti, Cristian Bocciarelli, Francesco Centurelli, and Alessandro Trifiletti. “A 0.15-to-0.5 V Body-Driven Dynamic Comparator with Rail-to-Rail ICMR”. In: *Journal of Low Power Electronics and Applications* 13.2 (May 2023), p. 35. URL: <https://www.mdpi.com/2079-9268/13/2/35>.
- [31] Valerio Spinogatti, **Riccardo Della Sala**, Cristian Bocciarelli, Francesco Centurelli, and Alessandro Trifiletti. “An Improved Strong Arm Comparator With Integrated Static Preamplifier”. In: *IEEE Access* 11 (Aug. 2023), pp. 91724–91737. URL: <https://ieeexplore.ieee.org/abstract/document/10229118>.
- [32] **Riccardo Della Sala**, Davide Bellizia, Francesco Centurelli, Giuseppe Scotti, and Alessandro Trifiletti. “Exploiting Body-Driven Feedbacks in Physical Unclonable Functions for Ultra Low Voltage, Ultra Low Power Applications: A 0.3 V Weak-PUF”. In: *IEEE Trans. Circ. Syst. I* (May 2024), pp. 1–.
- [33] **Riccardo Della Sala**, Davide Bellizia, and Giuseppe Scotti. “Unveiling the True Power of the Latched Ring Oscillator for a Unified PUF and TRNG Architecture”. In: *IEEE Trans. Very Large Scale Integr. VLSI Syst.* 32.12 (Sept. 2024), pp. 2403–2407.
- [34] **Riccardo Della Sala**, Francesco Centurelli, Pietro Monsurrò, and Giuseppe Scotti. “On the Feasibility of Cascode and Regulated Cascode Amplifier Stages in ULV Circuits Exploiting MOS Transistors in Deep Subthreshold Operation”. In: *IEEE Access* 12 (2024), pp. 73292–73303.
- [35] **Riccardo Della Sala**, Francesco Centurelli, and Giuseppe Scotti. “A Novel High Performance Standard-Cell Based ULV OTA Exploiting an Improved Basic Amplifier”. In: *IEEE Access* 12 (Jan. 2024), pp. 17513–17521.
- [36] **Riccardo Della Sala**, Francesco Centurelli, and Giuseppe Scotti. “A Novel Technique to Design Ultra-Low Voltage and Ultra-Low Power Inverter-Based OTAs”. In: *2024 19th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)*. 2024, pp. 1–4.
- [37] **Riccardo Della Sala**, Francesco Centurelli, and Giuseppe Scotti. “An Ultra-Low-Voltage Approach to Accurately Set the Quiescent Current of Digital Standard Cells Used for Analog Design and Its Application on an Inverter-Based Operational Transconductance Amplifier”. In: *J. Low Power Electron. Appl.* 14.3 (July 2024), p. 39.
- [38] **Riccardo Della Sala**, Francesco Centurelli, Giuseppe Scotti, and Gaetano Palumbo. “Rail to Rail ICMR and High Performance ULV Standard-Cell-Based Comparator for Biomedical and IoT Applications”. In: *IEEE Access* (Jan. 2024), p. 1.
- [39] **Riccardo Della Sala**, Francesco Centurelli, Giuseppe Scotti, and Alessandro Trifiletti. “A 0.3 V OTA with Enhanced CMRR and High Robustness to PVT Variations”. In: *J. Low Power Electron. Appl.* 14.2 (Apr. 2024), p. 21.
- [40] **Riccardo Della Sala** and Giuseppe Scotti. “On Enhancing the Throughput of the Latched Ring Oscillator TRNG on FPGA”. In: *Applications in Electronics Pervading Industry, Environment and Society*. Cham, Switzerland: Springer, Jan. 2024, pp. 277–283.

- [41] Valerio Spinogatti, **Riccardo Della Sala**, Cristian Bocciarelli, Francesco Centurelli, and Alessandro Trifiletti. “Body Biasing Techniques for Dynamic Comparators: A Systematic Survey”. In: *Electronics* 13.4 (Feb. 2024), p. 711.
- [42] **Riccardo Della Sala**, Orazio Aiello, Ngo-Doanh Nguyen, Duy-Hieu Bui, Xuan-Tu Tran, and Giuseppe Scotti. “Exploring 0.3V Inverter Based OTA Designs with NOR3-Based Common Mode Feedback”. In: *2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)*. 2025, pp. 435–439.
- [43] **Riccardo Della Sala**, Orazio Aiello, and Giuseppe Scotti. “A 0.3V, 2.34nW and 56db Gain Bulk-Driven OTA Exploiting Cascode Output Stages and Enhanced Current Mirrors”. In: *2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)*. Vol. 1. 2025, pp. 1–5.
- [44] **Riccardo Della Sala**, Orazio Aiello, and Giuseppe Scotti. “A Novel 0.62 nW Inverter Based Digital-OTA”. In: *2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)*. Vol. 1. 2025, pp. 1–4.
- [45] **Riccardo Della Sala**, Ali Namdari, Orazio Aiello, Daniele D. Caviglia, and Pasquale Tommasino. “A 138.39 FoMS, 2.8 nW, 65dB, Digital-Based OTA for Bio-Signal Processing Applications”. In: *2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)*. 2025, pp. 361–365.
- [46] **Riccardo Della Sala**, Giovanni Nicolini, and Giuseppe Scotti. “A 0.3 V Ultra-Low Power Hysteresis Comparator With SRAM-Based Output Stage and Its Application in Asynchronous Sigma-Delta Modulators”. In: *IEEE Access* 13 (2025), pp. 150400–150414.
- [47] **Riccardo Della Sala**, Giovanni Nicolini, and Giuseppe Scotti. “A Body-Driven, 1.8 nW, 75 dB Gain, Single Stage OTA, for ULV and ULP Applications”. In: *2025 IEEE International Symposium on Circuits and Systems (ISCAS)*. 2025, pp. 1–5.
- [48] **Riccardo Della Sala**, Marco Privitera, Giuseppe Scotti, Alfio Dario Grasso, and Massimo Alioto. “Two-Stage Inverter-Based OTA With 56-dB Gain and Digitally Reconfigurable GBW/SR for PVT-Resiliency”. In: *IEEE Transactions on Circuits and Systems I: Regular Papers* (2025), pp. 1–13.
- [49] **Riccardo Della Sala** and Giuseppe Scotti. “Ask Less, Get More: On Reducing the Resource Consumption and Improving Statistical Performance of Ring Oscillator PUFs on FPGA”. In: *Applications in Electronics Pervading Industry, Environment and Society*. Cham, Switzerland: Springer, Mar. 2025, pp. 28–36.
- [50] **Riccardo Della Sala** and Giuseppe Scotti. “Exploiting the Latched Ring Oscillator Cell as a Compact PUF Architecture on FPGA”. In: *Proceedings of SIE 2024*. Cham, Switzerland: Springer, Jan. 2025, pp. 29–34.
- [51] **Riccardo Della Sala**, Reza Shokri, Orazio Aiello, Daniele D. Caviglia, and Giuseppe Scotti. “Sub-10nW, 73dB Gain, Inverter-Based Digital OTA with C-Muller Input Stage and Novel CMFB for Enhanced Performance in IoT Applications”. In: *2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)*. 2025, pp. 573–577.
- [52] **Riccardo Della Sala**, Noor Ul Amin, Orazio Aiello, Roslina Mohd Sidek, Fakhrul Zaman Rokhani, and Pasquale Tommasino. “A 200FOM_L, 0.3V, and 2nW Fully Differential Bulk-Driven OTA Exploiting Current Mirrors”. In: *2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)*. 2025, pp. 366–370.
- [53] **Riccardo Della Sala**, Orazio Aiello, and Giuseppe Scotti. “A 0.3V, 2.34nW and 56db Gain Bulk-Driven OTA Exploiting Cascode Output Stages and Enhanced Current Mirrors”. In: *2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)*. IEEE, pp. 25–28.
- [54] **Riccardo Della Sala**, Orazio Aiello, and Giuseppe Scotti. “A Novel 0.62 nW Inverter Based Digital-OTA”. In: *2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)*. IEEE, pp. 25–28.
- [55] **Riccardo Della Sala**, Cristian Bocciarelli, Valerio Spinogatti, Francesco Centurelli, and Alessandro Trifiletti. “Enhancing Performance of Ultra-Low Voltage Body-Driven Comparators Through Clocked Supply Voltage”. In: *2024 19th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)*. IEEE, pp. 09–12.
- [56] **Riccardo Della Sala** and Giuseppe Scotti. “Evaluation and Comparison of Physical Unclonable Functions suitable for FPGA Implementation”. In: *2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)*. IEEE, pp. 13–15.