SCAI Connect ricerca profili

Venerdì, 25 Novembre, 2022

PROPONIAMO DI SEGUITO LA JOB DESCRIPTION DI

SCAI CONNECT

che ricerca profili professionali.

 

Per contatti:

Valerio Campomaggiore <valerio.campomaggiore@grupposcai.it>

 

 

FPGA Developer

The work consists in the development of FPGA projects in HDL code (VHDL, Verilog, SystemVerilog) based on functional requirements.

The ability to define the FPGA architecture, to develop custom blocks and to integrate third party IPs is required. The ability to perform static timing analysis and to be able to identify actions to close timing is also required.

 

Education

Degree in electronic, telecommunication, industrial automation, mechatronics or computer engineering. Degree in physics.

Experience

0 – 3 years in the role

 

Knowledge and skills

Computer architectures and digital systems

FPGA architectures and related implementation flow

HDL languages: VHDL, Verilog

FPGA development tools: Quartus, Vivado, Libero SoC

Constraining and timing analysis skills

Programming languages: C / C ++ (basic skills)

 

Preferred knowledge and skills

Matlab and Simulink tools

SystemVerilog language

Signal processing algorithms

Microcontroller architectures and related development tools

Embedded and real-time operating systems: Free-RTOS, uCLinux, Linux Embedded

Scripting languages: python, bash


 

Verification Engineer

The work consists in the verification of ASIC/FPGA projects in HDL code (VHDL, Verilog, SystemVerilog) based on functional requirements, i.e. independent from the implementation.

The ability to define the verification environment architecture in SystemVerilog language, according to UVM methodology, is required.

 

Education

Degree in electronic, telecommunication, industrial automation, mechatronics or computer engineering. Degree in physics.

Experience

0 – 3 years in the role

 

Knowledge and skills

Computer architectures and digital systems

FPGA architectures and related implementation flow

HDL languages: SystemVerilog, Verilog and VHDL

UVM methodology

FPGA development tools: Quartus, Vivado, Libero SoC

Simulators: MG Questa Prime, Synopsys VCS and Verdi, Cadence Xcelium

Constraining and timing analysis skills

Programming languages: C / C ++ (advanced skills)

Scripting languages: python, bash

 

Preferred knowledge and skills

Experience in complex Verification Environment development

Experience in di functional model, coverpoint and bins definition

Signal processing algorithms

 

 

Embedded Software Developer

The work consists in the development of embedded software (BSP for custom boards with or without O.S., API for standard and custom communication links, scheduler, main applications) for 8, 16 and 32 bit microprocessors/microcontrollers.

The ability to define the boot sequence, to configure peripherals and to interact with the hardware is required.

 

Education

Degree in electronic, telecommunication, industrial automation, mechatronics or computer engineering. Degree in computer science. Degree in physics.

 

Experience

0 – 3 years in the role

 

Knowledge and skills

Programming languages: C / C ++ (advanced skills)

Microcontroller/microprocessor architectures and related development tools

Embedded and real-time Operating Systems: Free-RTOS, uCLinux, Linux Embedded

Scripting languages: python, bash

Communication protocols: UART, PCIe, PCI, I2C, SPI

 

Preferred knowledge and skills

SoC architectures and development tools

Framework: Yocto, OpenEmbedded

Design patterns

 

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma